Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

.elf file explained?

Altera_Forum
Honored Contributor II
‎11-28-2013 10:16 AM
5,817 Views

Hello! 

 

I have just watched the ALTERA Embedded Design Flow video tutorial and at some point at the end it is explained how the user can program a flash memory with: 

 

- A boot loader 

- The FPGA .sof image 

- The .elf file 

 

and I was wondering what is the structure of a sof file (less important for me) and most important what is the structure of an .elf file. 

 

I mean after the compilation there are stack, heap, code and data segments? And what does each of them represent? Also Is the elf file directly copied as is into the flash or is it restructured before saved to flash (in other words does Nios execute the actual elf file as it is?)?
0 Kudos

Link Copied

22 Replies
Altera_Forum
Honored Contributor II
‎11-29-2013 01:01 PM
327 Views

I wasn't trying very hard, at the moment the priorities have moved away from field upgrades - one that I'm sure will bite back. 

I'd noticed that the epcs boot code contained a different block of spi logic to the normal spi block - since it exposed the 'data available' line that dma would need. 

I don't remember seeing the ATLASMI_PARALLEL block (is that a typo as well)?
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-29-2013 04:09 PM
327 Views

Yes, it's a typo. 

It's ALTASMI_PARALLEL
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.