Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

error when downloading configuration

Altera_Forum
Honored Contributor II
‎12-05-2006 01:16 PM
992 Views

Hi, all: 

I meet with a problem. 

Error occurs when I am downloading the .sof file in jtag mode with usb-blaster.  

Error Message: Error: Can't access JTAG chain, Error: Operation failed  

Two print circuit boards(PCB) are used. One is stratix II ep2s60 development board and another is Peripheral Circuit of the stratix board. They are connected though Pin header. I have found that error occurs when the boards are connected. Once they are disconnected, downloading .sof file will success.  

And I am sure the corresponding places of pins for jtag on the development board are not used in another PCB. 

What's wrong with my project? and what can I do then ? My project requires both of the PCBs, otherwise the system cannot work correctly!  

 

could anyone help!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.