Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

fail to interface to a 16bits peripheral

Altera_Forum
Honored Contributor II
1,239 Views

Hello everyone: 

I had creat a niosII-system to interface to a extern SRAM by useing the avalon-mm slave interface with the conduit and work well, but now i try to interface to a external control board with the same port as a SRAM and an addation BUSYn signal , now the nios can not give correct return. 

The control board i want to interface has the signals: 

1*RDn, 

1*WRn, 

1*CSn , 

1* BHEn( for 8bit access when BHEn=1 ), 

1*BUSYn(reqire wait when read or write happen), 

15*AddressBus(space is 32K*16bits) 

16*data(input/output) 

i had read the reply here by jakobjone# 5 (http://www.alteraforum.com/forum/showpost.php?p=72718&postcount=5) add to jakobjones's reputation (http://www.alteraforum.com/forum/reputation.php?p=72718) vbrep_register("72718") http://www.alteraforum.com/forum//proweb/buttons/report.gif (http://www.alteraforum.com/forum/report.php?p=72718)  

http://www.alteraforum.com/forum//proweb/statusicon/post_old.gif September 17th, 2009, 08:43 AM  

jakobjones (http://www.alteraforum.com/forum/member.php?u=2226

 

1 - Use the Component editor to create a component using a generic Avalon MM slave template. Because the component is not based on HDL, all of the Avalon interface signals will be exported out of the system to your top level when you generate the system. 

2 - Create your own component using HDL that exports the signals via a conduit interface. 

3 - Create your component based on HDL as if you were going to put it inside the SoPC system. Then edit the generated <component_name>_hw.tcl script that's generated and set the "INSTANTIATE_IN_SYSTEM_MODULE" variable to false. This will then export all of the avalon signals from the system. 

-------------------------------------------------------------------- 

and try the method 1 and 2, but, it can just work with the SRAM(such as cy7c1021cv33) and never works when i connect to the control board, it can gives correct RDn and CSn signal ,and the control board gives correct BUSYn signal when i make a "READ" operation, but the data read back is not correct. So I am suspicious of the address alignment, I just connect the LSB one of the 2BLS signals(of course, only one BHE signal in my control board). Is anyone can tell me something about how to locate the problem??
0 Kudos
0 Replies
Reply