Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

generate system from qsys ?

Altera_Forum
Honored Contributor II
‎12-02-2011 10:42 PM
1,217 Views

I could not achieve simple nios system... 

which consist of  

*cpu 

*memory(on chip RAM with 8129 byte) 

*jtag(default setting)  

*output IO 

 

I could not make it working in quartus. :S
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-05-2011 12:59 PM
533 Views

What is your problem? "not make it working" it a rather vague description. 

Are you using a kit? They all come with example designs.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-05-2011 09:35 PM
533 Views

Try going through the Nios II hardware tutorial:  

 

http://www.altera.com/literature/tt/tt_nios2_hardware_tutorial.pdf 

http://www.altera.com/literature/tt/niosii_hw_dev_tutorial.zip
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.