Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

how to simulate custom instructions

Altera_Forum
Honored Contributor II
‎08-11-2013 10:54 AM
1,190 Views

My multi-cycle custom instruction is not behaving as expected, 

the problem is also, that the exact timing of the interface signals from nios-2 is not specified in the Altera documents, 

is there a way to simulate custom instructions ? 

 

Thx, 

Adriano
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎08-12-2013 03:02 PM
501 Views

Signaltap might be informative...

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎08-12-2013 05:41 PM
501 Views

Follow the same steps as you would simulate a Nios II design and you should have visibility into the customer instruction and it's interfaces.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.