Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

interrupt problem of custom component

Altera_Forum
Honored Contributor II
1,109 Views

HI,everyone! 

 

I have write a custom component use VHDL which has 2 interrupt sender signal.but component editor of the SOPC Builder warning me that a custom component can only generate 1 interrupt.I want to know what can I do if I want my custom component to generate 2 interrupts.I will connect them to different processor,but the 2 interrupts is completely different. 

 

THANKS!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
362 Views

define 2 components and link them with a 'private' signal.

0 Kudos
Reply