Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

nios2-terminal segfault

Altera_Forum
명예로운 기여자 II
1,201 조회수

Hello,  

yesterday while digging around with some options in my nios II project I found out that setting the buffer of the JTAG UART component to the maximum value possible would lead to a segmentation fault when I try to execute nios2-terminal, just setting that value back to minimum and everything runs smooth. It might be a bug in the nios2-terminal implementation that can't allocate enough memory to deal with the big buffer of JTAG?  

Thanks, 

Lucas.
0 포인트
0 응답
응답