Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

rgd serial port as std i/o

Altera_Forum
Honored Contributor II
1,536 Views

Hi  

i would like to clarify myself 

regarding the following. 

in two processor system 

if i attach serial port as std i/o tothe first  

processor(as per alphabetical order) and the other  

processor to jtag uart, if i run it is doing this 

by printing on the console as  

"can't open uart : permission denied" 

and then it stops  

what could be the reason? 

also i observe that it launches in the alphabetical order. 

please do comment on this. 

 

regards 

prasad
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
413 Views

Does it works if you remove the second CPU attached to JTAG uart? 

 

it seems more a problem of the configuration of the peripherals on the first core... 

 

Paolo
0 Kudos
Altera_Forum
Honored Contributor II
413 Views

Hi paolo 

actually i have attached only one processor to the jtag uart and the other 

to the serial port. exclusively 

can u tell the reason. 

i am unable to get it. 

regards 

prasad
0 Kudos
Altera_Forum
Honored Contributor II
413 Views

What I was saying is that the problem you have seems to me not relative to the fact you are using 2 CPUs. 

 

Does the same problem happens when your design has just 1 CPU? 

 

Paolo
0 Kudos
Reply