Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

sleep vs hardware condition SW problem.

Altera_Forum
Honored Contributor II
‎06-16-2010 09:54 PM
1,156 Views

hello, I have a problem I am not sure how to tackle. I have a niosII system with some custom HW blocks around it. One of them generates a PID locked indication signal.  

 

I would like to have the nios wait for this line to come high or sleep for 40ms whichever happens first.  

 

I am running microC-OSII.  

 

I would like to let the processor run other tasks while it waits for this hardware line to go high or for the timer to expire.  

 

Is there an elegant way to achieve this without polling the line and hogging the CPU?
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎06-17-2010 07:45 AM
485 Views

Interrupts

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-17-2010 04:30 PM
485 Views

possibly setting up an interrupt would work, but how do I keep track of the 40ms? 

 

If I could reliably depend on my HW to converge in time I wouldn't need a timer and an interrupt would be straight forward.  

 

But I need the 40ms timer as backup in case the HW doesn't converge in 40ms.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-18-2010 07:34 AM
485 Views

That would be a timer interrupt then :-) 

Probably the OS you are using has functions for that!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.