Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

slow clock pulse

Altera_Forum
Honored Contributor II
‎03-21-2012 03:39 PM
1,254 Views

hello I designed a 12 hour am/pm time clock and Im trying to slow down the 

clock pulse in altera. How do you do it? I assigned PIN_N2 as my clock input on my circuit. I'm using DEII cyclone 

 

thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-22-2012 01:20 AM
587 Views

Fyi.............

Preview file
228 KB
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.