Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.

16bit LVDS serial

Altera_Forum
Honored Contributor II
832 Views

I want to use MAX10 to serial 16bit DDR paralell input data to 8 LVDS DDR serial output like this: 

 

LVDS0p/n WORD0 WORD8 WORD16 WORD24 … WORD1912 

LVDS1p/n WORD1 WORD9 WORD17 WORD25 … WORD1913 

LVDS2p/n WORD2 WORD10 WORD18 WORD26 … WORD1914 

LVDS3p/n WORD3 WORD11 WORD19 WORD27 … WORD1915 

LVDS4p/n WORD4 WORD12 WORD20 WORD28 … WORD1916 

LVDS5p/n WORD5 WORD13 WORD21 WORD29 … WORD1917 

LVDS6p/n WORD6 WORD14 WORD22 WORD30 … WORD1918 

LVDS7p/n WORD7 WORD15 WORD23 WORD31 … WORD1919 

 

 

The input clock for paralell data is 150MHZ, data latched at DDR edge. The LVDS output clock is 300MHZ, also DDR edge.  

 

Coudl you suggest which device should I use? And which IP could to the 16bit serialize?
0 Kudos
0 Replies
Reply