Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 토론

3.0 VCIO and LVDS on the cyclone 3

Altera_Forum
명예로운 기여자 II
1,357 조회수

I can not find in cyclone 3 manual if is it possible to connect bank VCIO to 3.0 if in this bank are used LVDS links. Principle LVDS standard does not dependent on the voltage supply. 

 

Does anybody have try to use lvds links on the bank with 3.0 voltage supply? 

 

Thanx, Amir Hasanovic
0 포인트
1 응답
Altera_Forum
명예로운 기여자 II
429 조회수

In Cyclone III handbook (Vol. 2, Table 1-17), VCCIO for LVDS I/O, both row and column banks, is clearly specified as 2.5V only. It could be, tha operation with reduced performance is possible, e. g. a common mode voltage divergent from specification, but I didn't try. Also, if you get succesful operation with typical device data, you can't guarantee correct operation for all operation conditions.

0 포인트
응답