72 bit ddr3 interface with cyclone v SOC

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

72 bit ddr3 interface with cyclone v SOC

1,205 Views

We are implemeting the 72 bit ddr3 interface by using soft logic cores with cyclone v SOC having the part number 5CSXFC6D6F31I7.

This device does'nt support leveling feature to go with the standard Fly-by topology for the address,commond,Clock signals.

http://www.alteraforum.com/forum/showthread.php?t=35838.

The above link suggesting balanced tree topology for the address,commond,Clock signals for 32 bit interaface.

Can anyone suggest me the To which topology i need to chose for the 72 bit ddr3 interafce.

DDR3 CLOCK FREQUENCY=303MHz

Regards

Ravi

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.