- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We need to support 8 SPI slave device i.e. we Need 8 SPI - 4 wire Master signals for our support.
We don't want to control our 8 SPI slave device with CS (Chip select), we need 8 separate SPI 4-wire signals. In Cyclone V we have only 2 SPI Master signals with 2 CS. My question is that whether we can assign any FPGA GPIO as SPI signals (SPI_CLK, SPI_MOSI, SPI_MISO) and whether we can use SPI IP Core for the GPIO we have selected.Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes. You should be able to instantiate 8 separate instances of the SPI IP, connecting each set of exported signals to the FPGA's IO.
Cheers, Alex
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page