Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

AES key programming

Altera_Forum
Honored Contributor II
‎03-22-2007 12:10 AM
1,715 Views

Once the AES key is programmed into a Stratix II device, the device cannot be configured via JTAG. Is this correct?

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-22-2007 12:22 AM
924 Views

Yes, you are correct, once the AES security key is programmed the JTAG interface is disabled. After that, JTAG will not support for data configuration.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-22-2007 02:42 AM
924 Views

Chargers? I love you San Diego. This is Ron Burgundy saying good night.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.