Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

AN502 SMBUS protocol - help needed!

Altera_Forum
Honored Contributor II
‎07-23-2013 09:05 AM
1,138 Views

Hi, 

Did anybody tried using the AN502 design example of SMBUS? 

I'm having huge problems understanding it... 

I have 2 masters so I'm using the arbitration mode of this design, and I can't figure out what is the 'address register' means. 

Is it the address of the core (controller) itself or the address of the slave I'm talking with? 

Their explanations are pretty vague and confusing... 

Help needed! 

Thanks!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.