Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Accessing UART peripheral of Hard Processor System (HPS) in Cyclone V SoC

Altera_Forum
Honored Contributor II
2,515 Views

Hi, 

I am trying to access UART (which is connected with ARM processor) and trying to transfer data serially and receive it on terminal. I am using Altera's Golden System Reference Design for that. I am well aware of the functionality of Altera's soft IP core of UART. But I need little guidance to access ARM's UART. It would be better if anyone suggest any reference document or reference code. A little hint will help a lot. Thanks.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
1,268 Views

There's plenty of code in HWLIB, check <altera-dir>/13.1/embedded/ip/altera/hps/altera_hps/doc/hwmgr/html/index.html for documentation, helped me a lot.

0 Kudos
Altera_Forum
Honored Contributor II
1,268 Views

hi, 

Will you solve yet? If resolved, I ask how to solve? Thank you!
0 Kudos
Altera_Forum
Honored Contributor II
1,269 Views

See Altera-s UART example code using HWLIB in C:/Altera/14.0/embedded/examples/software/Altera-SoCFPGA-HardwareLib-16550-CV-GNU.tar.gz or analogical in your installation of SoC EDS.

0 Kudos
Reply