Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Agilex 9 Thermal Specifications

mattdomenick
Beginner
1,158 Views

Performing a thermal analysis that includes AGRW027R28A2I2V. I have a STEP file of the thermal model as well as the material properties, but am interested in how power is distributed among the die, and the maximum junction temperature of each die.

 

Labels (1)
0 Kudos
3 Replies
Fakhrul
Employee
1,020 Views

Hi,


This document requires internal access and isn’t straightforward to retrieve. We are currently checking with the internal team and will provide you with the information as soon as we have it.


Thank you for your patience.


Best regards,

Fakhrul


0 Kudos
Fakhrul
Employee
888 Views

Hi Mattdomenick,


Apologies for the delay due to the end-year and New Year holidays. Essentially, the core of Agilex 9 and Agilex 7 are the same. Therefore, the junction temperature should follow the same specifications as outlined in the Agilex 7 datasheet under Recommended Operating Conditions. For power distribution, you can refer to the Agilex™ 7 Power Distribution Network Design Guidelines and use the PDN tool as a reference.


Regards,

Fakhrul


0 Kudos
Fakhrul
Employee
875 Views

I hope that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


0 Kudos
Reply