Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21592 Discussions

Altera PLL Zero Delay Buffer Mode

Altera_Forum
Honored Contributor II
1,462 Views

What is the correct way to use the zero delay buffer mode in the Altera PLL function in Quartus v15.0? The parameter window doesn't have a selection of which output clock this is applied to like it used to have. In fact, it adds an I/O pin to the symbol, but doesn't indicate what frequency output clock is applied to that pin. The user guide for the Altera PLL is not clear regarding this either. Any help anyone can provide would be appreciated.

0 Kudos
0 Replies
Reply