Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Altera Stratix V JTAG test - TRST pin optional

Altera_Forum
Honored Contributor II
‎05-24-2012 05:57 PM
1,297 Views

We are using the Stratix V 5SGXEA7H2F35C2NES and in one of our designs. The designer has pulled the TRST net high, declaring the pin is an optional JTAG pin, not needed for JTAG test. The only BSDL file that exists on Altera site is 5SGXA7HF35.bsd. But this BSDL specifies 5 wire testing (including TRST). Does Altera have an alternate BSDL file for 4 wire testing (removing optional TRST pin)?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.