Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Altera Stratix iii- Generating voltage swing...

Altera_Forum
Honored Contributor II
‎08-07-2013 05:31 AM
1,138 Views

Hello friends, 

Am a student new to Quartus and Altera devices. Am working on my project and it would require an unstable voltage supply (at START) to my stratix III FPGA. This i will compare with a preset voltage level at REF as shown in the attached file. I like to know if the board has the facility for voltage variation or do u suggest using an alternative voltage source (e.g voltage regulator) to produce an unstable supply to the board (not too sure about that, dont want to fry ma board). In addition, how can i come about setting a precise voltage for the REF using VHDL (structured)... i want to believe the language has that capacity.
Preview file
31 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.