- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I'm building the analog front end for my software defined radio receiver architecture. The ADC will directly sample the bandwidth of interest to basband where the the information can be passed into the FPGA for demodulation. I am currently searching for an FPGA for my SDR application. I am wondering if anyone has any advise on FPGA development kits that could be tethered to my analog front end. I'm considering the BeRadio dev kit from Arrow which uses the Cyclone 4. I was thinking about connecting my analog front end to the 80 pin connector on the SDK. Would this be possible? The cyclone 4 looks like it may be the FPGA for my application. However, I am new to FPGA platforms and I would like to know any recommended FPGA development boards that would be suitable for constructing an all-in-one software defined radio development kit. Many thanks in advance. Regards, Les.Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Your FPGA selection needs to be based on your ADC selection. For example
1. Logic Interface; 3.3V LVCMOS, LVDS, or transceivers (JESD204)? 2. Interface clock frequency; what is the bus speed into the FPGA? Cheers, Dave- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Great! - The ADC I am using is the AD9629-40 from Analog Devices. I believe the output drivers can be configured to interface with 1.8V to 3.3V CMOS logic families. I'll be sampling at 40MSps.
I'm very interested in purchasing a software development kit that can connect to my ADC. Can you please suggest Altera's low cost FPGAs and devlopment kits that would fit the AD9629-40? Kind regards, Les.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- The ADC I am using is the AD9629-40 from Analog Devices. I believe the output drivers can be configured to interface with 1.8V to 3.3V CMOS logic families. I'll be sampling at 40MSps. --- Quote End --- Yes, according to the data sheet, the output data can be operated at 3.3V logic levels. 40MHz is relatively slow, so any FPGA can be used. I'd recommend a Cyclone series device. --- Quote Start --- I'm very interested in purchasing a software development kit that can connect to my ADC. Can you please suggest Altera's low cost FPGAs and devlopment kits that would fit the AD9629-40? --- Quote End --- Are you planning on creating a PCB or do you have the evaluation board? http://wiki.analog.com/resources/eval/ad9266-80ebz_ad9649-80ebz_ad9629-80ebz_ad9609-80ebz Cheers, Dave
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I appreciate your help - Yes, I have got the ADC evaluation board for the AD9629-40 as well as the High Speed Data Capture Kit (the exact set up from the link you sent). Do you know if it's possilbe to code the Virtex 4 on the High Speed Data Capture Kit for radio applications?
I am building the analog front end and the ADC onto a PCB as a prototype for product manufacturing. Initailly, my plan is to build the PCB and replace the ADC evaluation board, so it can connect to the High Speed Data Capture Kit for further evaluation using SPI controller and VisualAnalog. Then replace the High Speed Data Capture Kit with an FPGA board to develop my code in software. Does Altera have FPGA boards that can connect to the AD9629-40 ADC evaluation board ? Thanks again, Les.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Yes, I have got the ADC evaluation board for the AD9629-40 as well as the High Speed Data Capture Kit (the exact set up from the link you sent). Do you know if it's possilbe to code the Virtex 4 on the High Speed Data Capture Kit for radio applications? --- Quote End --- Its your board, you can do anything you like. Since the board has a Virtex device on it, this is the wrong group to ask questions. You'll need to have a subscription edition of Xilinx's ISE tool to be able to create configurations for the FPGA. --- Quote Start --- I am building the analog front end and the ADC onto a PCB as a prototype for product manufacturing. Initailly, my plan is to build the PCB and replace the ADC evaluation board, so it can connect to the High Speed Data Capture Kit for further evaluation using SPI controller and VisualAnalog. Then replace the High Speed Data Capture Kit with an FPGA board to develop my code in software. Does Altera have FPGA boards that can connect to the AD9629-40 ADC evaluation board ? --- Quote End --- Analog Devices have various adapter kits for their boards, start by looking on their site, or filing a service request there. I'd recommend designing your board to use a standard interface, eg., HSMC if you want to use it only with Altera devices, or FMC if you want to be more general. Although given that the ADC data rate is only 40MHz, you could also just design it to work with the 100-mil expansion headers found on various Altera kits. If you're designing the board for your own use, or for interfacing to your own various interface boards, then just select a connector that allows you to plug your boards together. Once you've decided on what your final connector style will be, you can create an adapter board to interface to the Analog Devices evaluation board. You could easily create an adapter board to interface that ADC kit to any of the Altera FPGA kits too. Cheers, Dave
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Fantastic! - It looks like Analog devices have FMC adapter boards for their ADC evaluation boards such as,
http://www.analog.com/en/evaluation/eval-adc-fmc-int/eb.html Do Altera's cyclone FPGA kits have the capability to use this FMC adapter board? I do not have an FPGA kit yet. It may be best to select the FPGA board I need to develop the software. Then create an adapter board to interface the ADC to the particular Altera FPGA kit as you said. Cheers, Les.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- Do Altera's cyclone FPGA kits have the capability to use this FMC adapter board? --- Quote End --- This Arria V kit has an FMC connector http://www.altera.com/products/devkits/altera/kit-arria-v-gx.html --- Quote Start --- I do not have an FPGA kit yet. It may be best to select the FPGA board I need to develop the software. Then create an adapter board to interface the ADC to the particular Altera FPGA kit as you said. --- Quote End --- You need to be very careful to select a board that matches your data bandwidth requirements. However, if you are trying to implement "software defined radio" why even bother with an FPGA. That would be a "hardware defined radio", albeit reprogrammable :) Also selecting an ADC with a clock rate of 40MHz is not exactly going to get you much. Were you planning on interfacing it to a digital downconverter? Here's a more reasonable looking SDR platform ... http://www.kickstarter.com/projects/mossmann/hackrf-an-open-source-sdr-platform Cheers, Dave
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
That HankRF link is very interesting. However, this software defined radio is being constructed for maritime commercial applications, so it must meet maritime standards. The bandwidth of interest is 6MHz and the channel bandwidth is 25 kHz. Im oversampling by using 40MSps for process gain.Would this mean that the FPGA board must match the 6MHz bandwidth?
The 25 kHz channel will be digitally filtered and demodulated. I'm not sure at this stage whether to sample the channel down to baseband, or digitally convert down to base band. I was hoping to use a low cost solution so I may need to use an HSMC or a 100-mil expansion headers if im to use something like the cyclone family. Do you have suggestions on FPGA boards I should be looking for? Cheers, Les.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- That HankRF link is very interesting. --- Quote End --- That project and GNU radio may have ideas you can borrow, even if you do not use their hardware. --- Quote Start --- this software defined radio is being constructed for maritime commercial applications, so it must meet maritime standards. The bandwidth of interest is 6MHz and the channel bandwidth is 25 kHz. Im oversampling by using 40MSps for process gain.Would this mean that the FPGA board must match the 6MHz bandwidth? The 25 kHz channel will be digitally filtered and demodulated. I'm not sure at this stage whether to sample the channel down to baseband, or digitally convert down to base band. I was hoping to use a low cost solution so I may need to use an HSMC or a 100-mil expansion headers if im to use something like the cyclone family. Do you have suggestions on FPGA boards I should be looking for? --- Quote End --- While this is something that a 40MHz ADC plus an FPGA can do, its also something that devices from Lime Microsystems (the chip that hack RF uses), Analog Devices, Texas Instruments, and Linear Technology can implement directly. These devices have ADCs followed by mixers, decimation sinc filters, and FIR filters for sinc-filter correction. For example, take a look at the AD6649 (I know this does not match your requirements - its just what I found after quickly looking on the Analog Devices site); http://www.analog.com/en/analog-to-digital-converters/integrated-receivers/ad6649/products/product.html If you're looking for low-cost, and "software" is processing the output samples, then that would seem to me to be the more appropriate device to use. If you want to use an FPGA to do this, then you could use a low-cost board like the DE0-nano and interface that to a 40MHz ADC. In fact you do not even need to interface to an ADC to test DSP algorithms, since you can use RAM within the FPGA to store input and output samples, eg., see these class notes (with links to code) http://www.ovro.caltech.edu/~dwh/correlator/pdf/esc-104paper_hawkins.pdf http://www.ovro.caltech.edu/~dwh/correlator/pdf/esc-104slides_hawkins.pdf Cheers, Dave
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Here's an example of a SDR kit that uses an FMC board plus a Xilinx Zynq kit. You implement a similar interface to the FMC board using an Arria V kit;
http://www.analog.com/en/evaluation/eval-fmcomms/eb.html Cheers, Dave- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank for the great notes on DSP in FPGAs. That is of great use for me.
Yes! that is a good example of the type of the SDR kit I am after. However, I am not sure if the Arria V is the right FPGA for my system. Currently, I am searching for an FPGA suitable for the project/product. I am creating a table of the possible FPGAs, weighing up the differences. Hopefully, this will lead me to more definite decisions on the kit I'll purchase. Cheers, Les.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Les,
--- Quote Start --- Thank for the great notes on DSP in FPGAs. That is of great use for me. --- Quote End --- You're welcome. --- Quote Start --- Yes! that is a good example of the type of the SDR kit I am after. However, I am not sure if the Arria V is the right FPGA for my system. Currently, I am searching for an FPGA suitable for the project/product. I am creating a table of the possible FPGAs, weighing up the differences. Hopefully, this will lead me to more definite decisions on the kit I'll purchase. --- Quote End --- If you really are interested in "software" defined radio, then you would not even need to use an FPGA :) That being said, having an FPGA to interface to ADCs/DACs, and to off-load "software" if you need to, is very useful. Why not consider an Altera SoC device; you can run Linux on the ARM core, and then as much "software" of the SDR as possible, while offloading to the FPGA whatever needs to be done in hard-real-time. Cheers, Dave- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This just keeps getting better! A SoC device may be just what I am looking for.
The device I am redesigning currently uses a two chip solution -an IC used for GMSK (9600bps) demodulation and data handling, it does High-level data control (HDLC) and Non-return-to-zero inverted (NRZI) decoding. And an ARM7 microcontroller is used as a host micro. I'm new to SoC devices, but could it be possible to replace all this with a SoC device - doing digital down conversion and signal processing algorithms in the FPGA, effectively replacing the current IC. Then use the ARM core as the host micro... Am I on the right track? Cheers, Les.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- I'm new to SoC devices, but could it be possible to replace all this with a SoC device - doing digital down conversion and signal processing algorithms in the FPGA, effectively replacing the current IC. Then use the ARM core as the host micro... Am I on the right track? --- Quote End --- Yes, an SoC device plus the external ADC could replace what you have now, but so could; 1) An FPGA with a soft-core processor. 2) An FPGA connected to a "real" processor. The advantage of the SoC though is that it has a "real" processor in the same package as the FPGA, so you have ample resources to connect the two, and much more processing horse-power than the NIOS II soft-core processor. Given the choice between the ARM processor and the NIOS II, I'd go for the ARM. That being said, the SoC devices are new, so there is still a lot of teething to be had. Up until now, I have been using (2), as my processing solution, but its a pain, since you often need lots of glue logic to match the processor bus to the FPGA. Go ahead and have some fun, look at the SoC devices :) Cheers, Dave
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Fantastic! I am very keen to have go with a SoC device. I see have the Arria and Cyclone SoC devices. I'll have a look through Altera's resources on this.
Thanks again for your time and help Dave. Kindest regard, Les.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Les,
--- Quote Start --- Fantastic! I am very keen to have go with a SoC device. I see have the Arria and Cyclone SoC devices. I'll have a look through Altera's resources on this. --- Quote End --- Altera have a Cyclone V SoC Kit ($1,595) http://www.altera.com/products/devkits/altera/kit-cyclone-v-soc.html and Arrow/Terasic have an SoC Kit http://www.altera.com/b/arrow-sockit.html http://www.arrownac.com/solutions/sockit/ The Arrow/Terasic kit is $249 http://parts.arrow.com/item/search/#st=sockit I'm not sure which is better value, as I have not looked at either. --- Quote Start --- Thanks again for your time and help Dave. --- Quote End --- You're welcome. Cheers, Dave
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page