Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Aproblem about processor reset

Altera_Forum
Honored Contributor II
‎06-01-2010 03:05 AM
1,170 Views

I have a sopc system which has two CPU(CPU0 AND CPU1).And there is a watchdog connect to the cpu0 ,when the timeout pulse is generated by the watchdog ,both of the two CPU is reset.I want to know that what can do if I want to only reset CPU0 once the timeout pulse is generated. 

 

THANKS!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎06-01-2010 04:14 AM
409 Views

you may create per cpu reset quest, 

 

sopc builder-> cpu0 -> advanced feature, select generate cpu_resetrequest 

 

- Hippo
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-01-2010 07:30 AM
409 Views

Many thank for your answer !!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.