Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

BIST (Built-in-self-test) and boundary scan for Stratix II?

Altera_Forum
Honored Contributor II
‎04-18-2009 03:18 AM
1,070 Views

Does Altera provide BIST for Stratix II FPGA?  

 

If not, is there a way to cover 100% pins in boundary scan, including unconnected pins and power pins? 

 

Thanks, 

fan
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.