Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20725 Discussions

Behavior of Request/Grant signals on Tristate Interface

Altera_Forum
Honored Contributor II
885 Views

Hi all, 

 

I wrote a custom Tristate Conduit Master (TCM) and connected it to a TC Pin Sharer. Monitoring the behavior of the request and grant signals, I see that I loose two clock cycles, because request is only granted two cycles later: 

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=7914  

 

 

According to the avalon tri-state conduit componen user guide (http://www.altera.com/literature/ug/ug_avalon_tc.pdf), grant should be asserted immediately is shown in figure 3-4: 

 

 

--- Quote Start ---  

Because request is deasserted in the final cycle of a bus access, it can be reasserted 

immediately following the final cycle of a transfer, making both rearbitration and 

continuous bus access possible if no other masters are requesting access. 

--- Quote End ---  

 

 

https://www.alteraforum.com/forum/attachment.php?attachmentid=7915  

 

Does anybody know, why I get this delay?  

 

=> PS: No, there is no other master requesting access. 

 

Thanks 

Simon
0 Kudos
0 Replies
Reply