Bidirectional PIO reset value

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Bidirectional PIO reset value

1,037 Views

Hi guys,

I am using bidirectional PIOs with width=1 and no interrupt. But when I run the NIOS software, at reset PIOs registers do not have the expected value (0x0): data=0x41 (0x0 specified at system generation), direction=0x40 (instead of 0x0), interrupt=0x40 (instead of 0x0).

Is there some specific setting to apply to quartus when using bidirectional PIOs?

Thanks.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.