Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Boot Hold Component

Altera_Forum
Honored Contributor II
‎06-01-2005 03:43 PM
1,547 Views

This Nios II component can be used to stall Nios II execution in scenarios where Nios II is executing from volatile memory which is preloaded by another Avalon master (typically an external processor). The component comprises a small boot ROM which spins in a loop until the other master sets a jump address and a "go" bit within specified registers. 

 

A user guide is included. click here to download the component (124kb) (http://www.niosforum.com/downloads/ip/boot_hold_component.zip) 

 

This component is for use with Quartus II 5.0 and Nios II 5.0.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.