- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
We need to implement a CAM using the QDRII+ / DDR3 memory. Basically a typical hash table implementation in FPGA. Altera provides example design for binary CAM. The implementation is based on M9K embedded memory. Is it possible to port the same CAM implementation into QDRII+/ DDR3 memory? Are there any latency statistics available? Thanks in Advance!Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What is the size of CAM that you need?
The CAM design example uses an addressing method to implement a CAM, I do not think it is possible to do the same to DDRs. If you study the user guide, you will notice the big difference.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page