Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

CPLD Readback Lock

Altera_Forum
Honored Contributor II
‎07-21-2009 04:04 AM
1,144 Views

Hi, 

 

We are planning to use Altera Max series CPLD in our design. These devices provide an option to lock the readback or copying of bit file by setting a bit while programming the chip. 

 

We have following queries regarding this: 

 

1. How safe is this option of the readback lock? 

 

2. Is there any way with which someone can readback the bit file with this lock enabled? 

 

Kindly revert back asap. 

 

Regds. 

Sunny Watts 

+91 - 9999907724
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.