Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21592 Discussions

CYCLONE III Memory problems.

Altera_Forum
Honored Contributor II
‎07-22-2007 08:31 AM
1,088 Views

Hello. 

 

I have a problem with CYCLONE III (EP3C25Q240C8NES). 

I have a unit in my design which Quartus II v7.1 SP1 can synthesis using LCELLs or can use memory blocks inside device. If I tell quartus to not use memory blocks my project works as expected, but if I tell quartus to use memory blocks in my project this unit doesn't work at all. If I use this project with CYCLONE II device the project works fine even if I use memory blocks. 

Why ?:confused:  

Is there a problem with CYCLONE III or with Quartus II v7.1 sp1 ?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-23-2007 05:08 PM
398 Views

this may be a software problem that is known by altera. try using their mySupport online issue submission interface to get this problem looked at by Altera.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.