Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

Calculating jitter

Altera_Forum
Honored Contributor II
‎03-21-2007 08:03 PM
1,273 Views

I see a PLL output jitter spec of 25mUI for clocks less than 100MHz. Does anyone know how to calculate the output jitter with this spec?

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-21-2007 08:07 PM
483 Views

25x10ˆ-3 (10ns) = 250ps 

 

Where 10ns is the period of the clock you are using.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-22-2007 12:09 AM
483 Views

UI is unit interval, which is the period of your clock in this case. mUI is 0.001UI. Based on that you can calculate your jitter for whatever period clock you have.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.