Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19336 Discussions

Can i use the EMIF IP on a STRATIX10 to interface a DDR4 with DLL-off mode to get as low of a frequency as 125MH?

IKate
Beginner
993 Views

I need to Test my Controller which cannot synthesize at higher than 100-120 MHz and does only fit in a STRATIX10. I Imagine i should start the DDR4 at normal speed and then have some logic to set it in DLL-off mode before i let the controller take charge.

I do not see the DLL-off mode to be documented anywhere in the EMIF docs, so i would like to know if this is something that is even supported and if there is a risk trying to do this?

0 Kudos
1 Reply
BoonT_Intel
Moderator
105 Views

Hi,

I'm sorry to said that S10 DDR4 do not support DLL off mode.

Also, DDR4 minimum support frequency is 625Mhz.

 

Sorry for inconvenience caused.

Reply