Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Can't build project in the NIOS II IDE

Altera_Forum
Honored Contributor II
1,279 Views

 

--- Quote Start ---  

 

--- Quote Start ---  

 

--- Quote Start ---  

Hi, 

 

i have a DE1 board with Cyclone II EP2C20.. device. I designed my hardware and add all the required components in the SOPC Builder. I use now On-Chip-Memory (later i will use flash for programming). I created new software project in the NIOS II IDE and so on, but i got following error message when i try to build the project in the NIOS II IDE.  

 

"ld: region onchip_memory2_0 is full (Loto_Generator.elf section .text). Region needs to be 35120 bytes larger. Loto_Generator line 0 1259878959171 305 

 

ld: section .bss [00006004 -> 00006223] overlaps section .text [000041c8 -> 0000f9cb] Loto_Generator line 0 1259881350484 337 

 

ld: section .rodata [00004020 -> 000045c7] overlaps section .exceptions [00004020 -> 000041c7] Loto_Generator line 0 1259881350484 335 

 

ld: section .rwdata [000045c8 -> 00006003] overlaps section .text [000041c8 -> 0000f9cb] Loto_Generator line 0 1259881350484 336" 

 

The problem is that i can't use to much size of On-Chip-Memory because my design uses then to much M4K blocks and it doesn't pass the compilation process in the Fitter.  

 

Can anyone please help me? I know i could use SRAM memory instead On-Chip, but is there another option?  

 

Thanks in advance!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
590 Views

Friends, do you set library proprety for example smallC library? 

if your setting is ok,I think you must use SRAM or Sdram in board!
0 Kudos
Altera_Forum
Honored Contributor II
590 Views

Yes i set it. I removed the on-chip memory and use now SRAM, but i got problem when i build the project.  

Severity and Description Path Resource Location Creation Time Id 

/cygdrive/s/altera/nios2eds/components/altera_hal/HAL/src/alt_main.c undefined reference to `main' Loto_Generator line 165 1260018831078 2  

 

Have any advise what should i do to remove it?
0 Kudos
Altera_Forum
Honored Contributor II
590 Views

When you use out_memory ,in program you should use main() function not alt_main() function !Do you use it correctly?

0 Kudos
Reply