Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Check for shorted output pins?

Altera_Forum
Honored Contributor II
‎06-22-2011 06:06 PM
1,626 Views

I have a problem where I'm telling an output pin to go to a logic low, but it is remaining high. I'm using a Cyclone 4 EP4CE115F29C8.  

 

I'd like the ability to look at the actual value on the output pin from within the FPGA, as well as command it to a certain logic state. This seems like it should be possible based on the Cyclone 4 family datasheet, figure 6-1. 

 

Any ideas on troubleshooting this further are welcome...
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-22-2011 08:29 PM
838 Views

If it is a normal io pin make it bidirectional (inout). Then you can drive it using for example the debug tool "in system signal source and probes" or a simple toggling bit with an tristate option. The measure the io with for example signaltap... 

Check for sure the io routing in the fitter. Then you can be sure your logic was optimized away. 

You can also do fancy stuff using jtag to force io's but the above methods are easier and faster i think.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.