Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20754 Discussions

Clock Termination

Altera_Forum
Honored Contributor II
‎05-16-2008 12:00 AM
1,223 Views

Hi all, 

 

I am running a Stratix II (PCIe Dev Kit) clock of 25Mhz. But my line length to the device is 12" with impedance of 100 Ohms. I need to do a Thevenin termination for the clock, but I am not sure how to calculate the two resistors R1 and R2 required for this. Vcc is 3.3V. 

 

If anyone can help that will be of great. 

 

Thanks in advance.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-16-2008 06:02 AM
206 Views

You don't need more than a source side series termination of 100 ohms.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.