Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Configuration Error Correction in FPGAs or SoCs

Altera_Forum
Honored Contributor II
‎09-21-2015 05:17 PM
993 Views

Hello, 

I saw that is possible to do an external scrubbing by reloading a .pof from an external memory. https://www.altera.com/products/general/devices/stratix-fpgas/about/crc.html  

 

However, I have not found any documentation about how to implement this solution. The documentation only describes the internal scrubbing method using internal CRC of each configuration frame. 

 

Can anybody please give me a clue how to implement this?  

 

Thanks
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.