Configuration Error Correction in FPGAs or SoCs

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Configuration Error Correction in FPGAs or SoCs

896 Views

Hello,

I saw that is possible to do an external scrubbing by reloading a .pof from an external memory. https://www.altera.com/products/general/devices/stratix-fpgas/about/crc.html

However, I have not found any documentation about how to implement this solution. The documentation only describes the internal scrubbing method using internal CRC of each configuration frame.

Can anybody please give me a clue how to implement this?

Thanks

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.