- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I'm trying to use jrunner to configure a Cyclone 10 LP FPGA through a low memory footprint microcontroller (~100 kByte RAM).
Unfortunately, Cyclone 10 LP documentation states this is possibile, but no Cyclone 10 device is listed in the source code of jrunner.
Please notice that JAM player is not suitable, as it requires an amount of RAM greater than the size of the uncompressed configuration file (~1.8 MBytes in my case). In fact, the inner data caching algorithm is not working yet, and not so easy to implement, due to the usage of data compression.
Is there any possibility to add inside jrunner, in the device list, Cyclone 10 parameters?
Best regards,
MRR
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi MRR,
My apologies for the delay in responding. As you may know, JRUNNER is a legacy tool, and unfortunately, there is no current or planned support for 10 series devices. However, we took some extra steps and managed to gather resources to address your request.
Attached, you’ll find the updated jb_devices.h file, which includes the specific Cyclone 10 LP device. This is part of the JRUNNER source code and should help you add the support you were looking for.
I hope this proves helpful. Please let me know if you have further questions.
Best regards,
Fakhrul
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As we haven't received a response to our previous notification, this thread will be transitioned to community support. We hope all your concerns have been addressed. If you have any new questions, please feel free to open a new thread to receive support from Intel experts. Otherwise, community users will continue to assist you here. Thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I arranged to solve the problem writing by myself a JTAG driver. It works, the FPGA is configured and initialized, but a little problem remain: the CRC error output is set immediately after the configuration, even if the FPGA itself continues to work. At the moment the firmware is ignoring that flag, but it could be interesting to use it to determine internal bitstream corruption.
Thank you
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page