Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Configuration via Protocol (CvP) fail after loading the periphery image

JonGoh
Novice
4,156 Views

Hi,

 

May I know if this issue has been resolved in newer versions of the CvP driver? I am still facing CvP intermittent failing problems and was wondering whether there are other workarounds other than the need for a power recycle.

"Due to a CvP upstream driver issue, CvP may intermittently fail after successfully loading the periphery image into all Intel Agilex® devices with package code R31C / R31B.".

Here is the link where I found the article:

https://www.intel.com/content/www/us/en/support/programmable/articles/000089044.html

 

Thanks,

Jon

Labels (1)
24 Replies
JohnT_Intel
Employee
542 Views

Hi,


Are you able to try with the increasing the timeout value?


0 Kudos
JohnT_Intel
Employee
520 Views

HI,


Thanks for confirming that updating the timeout value resolved the issue in our call discussion


0 Kudos
thedentaku67
Beginner
482 Views

The issue has been fixed in Quartus 22.2.

0 Kudos
freddy3366
Novice
442 Views

Hey, I’m not sure if it’s fixed in the newer CvP driver versions, but the intermittent failures seem to still be a thing for some. If power recycling isn’t ideal, maybe reach out to Intel support—they might have alternative workarounds. Good luck!

0 Kudos
Reply