Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Controller for DDR2 interface issue!

Altera_Forum
Honored Contributor II
‎01-03-2008 09:16 AM
1,037 Views

Hi, 

Do you have a sample controller written with Verilog language that control the interface with DDR2?  

I'm a new in DDR2 field. So I very need it and your advice. 

Thanks in advance!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-03-2008 03:38 PM
328 Views

If you have a Quartus II subscription license, you can use the included IP instead of writing your own. DDR2 SDRAM High-Performance Controller is recommended for most designs for higher overall performance and easier timing closure; DDR2 SDRAM Controller is available for designs that need lower latency.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.