Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Controlling NIOS2 CPU ON state on Multiprocessor System

Altera_Forum
Honored Contributor II
‎03-29-2013 02:27 PM
1,224 Views

Hello Folks,  

 

I have a multiprocessor system in an Altera FPGA running multiple NIOS2 processors. I want to introduce a power logic that will turn off a NIOS2 cpu if battery power becomes very low. As a preservation system, the architecture of the system some what like this.... 

 

[Power Control] --> Monitor Input current and battery voltage 

| | | 

| | ------> Nios2 (CPU1) 

| ________> Nios2 (CPU2) 

|__________> Nios2 (CPU3) 

 

Have any one done something like this inside FPGA?. And is there any true power saving on this approach?. Or by the fact that the FPGA is lit whether is one core or three power consumption is the same. 

 

Thank you.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.