Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

Critical Warning: Timing requirements were not met

Altera_Forum
Honored Contributor II
1,299 Views

Hi 

 

I got the following critical warning when I tried to compile my code. 

 

Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details. 

 

Clock Hold: 'pll_80_to_64:Inst_PLL|altpll:altpll_component|pll_80_to_64_altpll:auto_generated|wire_pll1_clk[0]' 

 

Is it compulsory to get rid of this critical warning? If so, what should I do to get rid of it?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
421 Views

 

--- Quote Start ---  

Hi 

 

I got the following critical warning when I tried to compile my code. 

 

Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details. 

 

Clock Hold: 'pll_80_to_64:Inst_PLL|altpll:altpll_component|pll_80_to_64_altpll:auto_generated|wire_pll1_clk[0]' 

 

Is it compulsory to get rid of this critical warning? If so, what should I do to get rid of it? 

--- Quote End ---  

 

 

Hi, 

 

can explain the problem more detailed (.e.g. list a path ...) 

 

Kind regards 

 

GPK
0 Kudos
Reply