- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
We developed two custom evaluation boards (different layouts) using the Cyclone 10CX150YU484E5G FPGA .
Our problem is that we face the same increasing power consumption issue in both development boards.
Before and after the FPGA placement we measured all the point of loads on the PCB and there was no short circuit. The FPGA is biased correctly in every pin. We also followed the guidelines for the power-up sequence.
After placing the FPGA we stated the following issues:
1.The un-programmed FPGA increased gradually the current consumption of the boards and it was also heated a lot.
2. Before the FPGA programming the GPIOs of all the banks outcome "high" values.
3.After the successful FPGA programming through JTAG and AS the rate of the current consumption dramatically increased.
Do you have any ideas regarding the cause of this behavioral in any of the above mentioned issues ?
Regards,
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
Are you able to check if there is connection leakage(shorted) between VCC and GND somewhere on the PCB?
regards,
Farabi
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
We checked it and seems that there is no connection leakage between VCC and GND.
We cannot understand why in an un-programmed FPGA all the pins are in logic "high" .
Could this cause the increasing power consumption ?
Regards
Manolis

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page