Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21017 Discussions

Cyclone 10 GX, different guidelines for connection of unused GXB RX and REFCLK inputs

FvM
Honored Contributor I
788 Views
Hello,
I found that connection suggestions for unused transceiver inputs in Quartus .pin file differ from PCG document. PCG suggests individual ground connection of GXB RX pins and either grounding or common 10 k resistor for all unused REFCLK inputs. .pin file however expects 10 k resistors also for GXB RX (QPP 22.4). Same result with Aria 10. I decided to follow PCG, but the different info is confusing. I thought the .pin file to be reliable up to now.

Best regards,
Frank
0 Kudos
3 Replies
Kshitij_Intel
Employee
747 Views

Hi,


Can you please share the quartus .pin file suggestion.


Also, for AC-coupled links, the AC-coupling capacitor can be placed anywhere along the channel subject to the protocol or design requirement. PCI Express protocol requires the AC-coupling capacitor to be placed on the transmitter side of the interface that permits adapters to be plugged and unplugged.


Note: Intel® recommends that you create an Intel® Quartus® Prime design, enter your device I/O assignments, and compile the design. The Intel® Quartus® Prime software will check your pin connections according to I/O assignment and placement rules. The rules differ from one device to another based on device density, package, I/O assignments, voltage assignments, and other factors that are not fully described in this document or the device handbook.


Thank you

Kshitij Goel


0 Kudos
FvM
Honored Contributor I
733 Views
Hello,
I'm specifically asking about unused Transceiver RX and REFCLK pins.
Pinout file is flagging all pins as GXB_GND*.
"GXB_GND*: Unused GXB Receiver or dedicated reference clock pin. This pin must be connected to GXB_GND through a 10k Ohm resistor."

In contrast, pin connection guidelines give different suggestions.
For GXB-RX:
"Connect all unused GXB_RXn pins directly to GND."
For GXB-REFCLK:
"Connect all unused pins either individually to GND or tie all unused pins together through a single 10-kΩ resistor to GND. Ensure that the trace from the pins to the resistor(s) are as
short as possible."

I read the note quote in your post so, that you are suggesting to follow the pinout file. But the connection guidelines seem more detailed and specific.
Therefore I'd rather keep respecting the guideline document.
Best regards,
Frank
0 Kudos
Kshitij_Intel
Employee
651 Views

Hi,


I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘ https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you

Kshitij Goel


0 Kudos
Reply