成功了! 订阅已添加。
成功了! 订阅被移除。
很抱歉，您必须验证才能完成此操作。请单击您电子邮件中的验证链接。您可以重新发送，通过 配置文件.
I am using Cyclone 4 FPGA (ep4ce15) for my design. During the power ON all the I/O pin are getting pulled to high through internal pull up. is there any way , i can pull down all the I/O pin to ground or tristate at power on?
链接已复制
No, you can only change the state of the pins after configuration.
