Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21618 Discussions

Cyclone III DPRAM Errors

Altera_Forum
Honored Contributor II
‎03-10-2009 09:29 AM
1,152 Views

I've created a dual clock DPRAM using the Megewizard which uses 1 M9K. It's 32 bits wide and 128 words deep which I use as 2 64 word pages.  

In every 20.83us sample 64 words are written in at 122.88MHz and then read out of the opposite page at 12.5MHz. 

At the point when I write to the same page address as I'm reading from, ie write to 0 001010 and read from 1 001010, I sometimes get a single bit error on the data I'm reading but it's always the same bit.  

Have any of you seen anything like before or maybe have a suggestion on what the problem could be?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.