Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21333 Discussions

Cyclone IV EP4CE6E22C8N

Altera_Forum
Honored Contributor II
2,597 Views

Hello. I am going round and round in circles trying to program a Cyclone IV EP4CE6E22C8N on a mini board. I get the message:- "Error (169057): Can't place I/O pin clk at pin location 24 -- I/O pin uses weak pull-up, which is not supported by this pin location". My board has a 50Mhz clock at pin 24. If I set week pull-up off I get errors:- "Error (169187): Following feature(s) of I/O pin ~ALTERA_ASDO_DATA1~ has invalid setting(s) in the configuration scheme ACTIVE_SERIAL when the pin is placed at pin location 6 Info (169189): I/O feature 'Weak Pull Up' has an invalid setting. The setting should be ON." for four pins I am not using. 

 

Apologies if I am missing something obvious..
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,500 Views

Did you set the ASMI (DCLK, ASDO, DATA0,nCSO) pins to use as regular IO in the Quartus II option? Go to Device and Pin option -->Dual-purpose pins then change to "Use as regular IO" for DCLK, ASDO, DATA0 and nCSO.

0 Kudos
Altera_Forum
Honored Contributor II
1,500 Views

nysuf. Thank you...I've been searching for ages to find this setting option. Quartus is a great piece of software in what it does but there are so many options off so many menu choices it can be confusing to a noobie!! Thanks again.

0 Kudos
Reply