Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 讨论

Cyclone IV GX Transceiver Starter Board Clock Enable Ports

Altera_Forum
名誉分销商 II
1,587 次查看

Hi, 

 

i am searching the clock enable input and output ports for the Cyclone IV GXEP4CGX15BF14 device. 

 

I have searched in different data sheets but i cannot find the clock enable ports. I only found the clock input port. 

 

I searched in the data sheet in the attachment below. 

 

Anybody an idea? 

 

best regards  

Niko
0 项奖励
5 回复数
Altera_Forum
名誉分销商 II
842 次查看

Hi Niko,  

 

I think you can download the dev kit installation package at https://www.altera.com/products/boards_and_kits/dev-kits/altera/kit-cyclone-iv-starter.html and check the schematic. Probably you will be able to find the clock enable port there :)
0 项奖励
Altera_Forum
名誉分销商 II
842 次查看

this kit seems did not bring put the clock enable as a port. what are you trying to do actually?

0 项奖励
Altera_Forum
名誉分销商 II
842 次查看

Hi, as I understand it, there is no specific clock enable pin in the CIV GX devices. If you would like to control the clock signal, you can use the ALTCLKCTRL instance when you can enable the clock enable control signal for the input clock.

0 项奖励
Altera_Forum
名誉分销商 II
842 次查看

Hi, 

 

thanks for your replies. I need this ports to configure the "Clock & Ports" tab in the hdl workflow advisor. But i think i do not need this ports because my function is a very simple summation. 

 

I think your answers will help me.  

Thanks !
0 项奖励
Altera_Forum
名誉分销商 II
842 次查看

You are welcome.

0 项奖励
回复