Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Cyclone V GT Native PHY for 5Gbps USB 3.0?

Altera_Forum
Honored Contributor II
‎04-25-2017 03:06 AM
1,686 Views

Hi, 

 

I need assistance with properly configuring a Cyclone V GT transceiver in Native PHY mode such that it can capture USB 3.0 / 5 Gbps data. I have a prototype setup with a HSMC card attached to a Cyclone V GT Development Kit. The HSMC board sends copies of upstream as well as downstream USB 3.0 data to the FPGA. The current test design (at below link) shows that the Transceiver incorrectly detects USB 3.0 LFPS as "locked to data" and starts receiving garbage. Please see stp2.stp for powerup trigger (reset sequence) and normal trigger (locked to data [false]). 

 

Could you please give some ideas how to properly configure the Native PHY to capture 5 Gbps USB 3.0 data? This is for a USB 3.0 protocol analyzer so only the RX path is used. 

 

Thank you. 

 

http://www.summitsoftconsulting.com/temp/cyclonev_gt_devkit_test2.qar
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.