Cyclone V - PCIe p and n signals reversed

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Cyclone V - PCIe p and n signals reversed

185 Views

Hi,

We are using Cyclone V SoC device(5CSTFD5D) for PCIe application and realized that p and n lines of all tx and rx got reversed on PCIe connector that connects to PC. Can we reverse the signals in verilog assignments or is there any other method to invert the signals at PCIe hip instantiation.

Thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.