Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21587 Discussions

Cyclone iii pll- locked output fan-out

Altera_Forum
Honored Contributor II
1,631 Views

Hi, 

what is the fan-out of the locked output port of a pll in a Cyclone III device? or when can i find more infos about ? 

 

Thanks
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
425 Views

fan-out refers to a cable that comes out of your flip flop or combinational logic or in your case from your PLL. When PLL catches your input clock, the pll's "locked" pin becomes 1. this way it confirms that pll has locked onto the incoming clock.if you do not see "locked" pin, click the pll megafunction and check "locked output" check box, and click finish. now you will have "Locked" pin.

0 Kudos
Altera_Forum
Honored Contributor II
425 Views

Hi nicx82, 

 

Just wonder if you are using the PLL locked output signal to drive any core logic? My understanding is this signal can be used to drive logic which need to wait for the PLL output to be stable. Do you encounter any compilation error when doing so?
0 Kudos
Altera_Forum
Honored Contributor II
425 Views

i think fan-out is whatever your locked signal is connected to. The other end will see as fan-in.

0 Kudos
Reply